Introduction
Mixed-signal circuits play an important role in most modern integrated circuits. Typical examples are analog-to-digital and digital-to-analog converters, voltagecontrolled ring oscillators and charge pumps. Like pure analog circuits, mixedsignal circuits are subject to several constraints, e.g., certain MOSFET transistors must work in saturation region and special layout styles must be applied to some devices to achieve good matching. The availability of such constraints in machinereadable form is an indispensable prerequisite for the automation of design steps such as sizing and layout synthesis. Usually such a machine-readable documentation is not available, which requires algorithms to extract these constraints from the schematic. Previous work has shown that such constraints can be generated automatically for analog circuits [6, 7, 14] . The authors of [14] use building block recognition to identify analog blocks such as current mirrors. The available building blocks are defined through a library, which can contain CMOS and bipolar structures. Ambiguities are resolved using a dominance graph. The authors of [6, 7] compute symmetry in analog circuits using the recognized building blocks. Based on detected building blocks and symmetries, constraints for sizing and placement are generated.
These methods cannot be applied to mixed-signal circuits. This is because mixed-signal circuits consist of common analog components, such as current mirrors, common digital components, such as inverters and logic gates, as well as passgates and pass-transistors. In addition, continuous time and signal values can be assumed for analog circuits, for mixed-signal circuits time and signal values can be discrete.
Current approaches for the structural analysis of digital circuits can be divided into two classes. The first class assumes a CMOS structure and analyzes the parallel and serial connections of the transistors using special algorithms, e.g., [4, 5, 9, 11, 20] . These approaches can handle nearly all digital CMOS circuits but are limited to this type of circuit, which makes them infeasible for mixed-signal circuits. Some approaches can generate a graph representing the circuit structure, e.g., [11, 20] . The second class compares a netlist to a given library using subgraph isomorphism algorithms, e.g., [13, 16, 21, 22] . They are applicable for a wide range of circuit types but are limited to the provided library. Both approaches can yield a logic function for each identified subcircuit, which in turn allows to compute the overall logic function.
In this book chapter, we will present a new method enhancing the approaches of [7, 14] to handle mixed-signal circuits. The overall analysis flow is shown in Fig. 1.1 . First, a netlist is read and some preprocessing is performed. After that, a building block recognition algorithm is executed. Compared to the state of the art, it provides the following new features,
• a versatile building block library for analog, digital and mixed-signal circuits, • a corresponding dominance relation, • a new recognition algorithm that can handle this library.
The approach uses a hierarchical library combining the benefits of library based approaches and algorithmic approaches. Next, a structural signal flow analysis is performed. It enhances the analysis presented in [6, 7] for analog circuits to handle digital and mixed-signal circuits. Algorithms to assign pass-gate directions and to break feedback loops are added. Finally, the logic function of the digital circuit part is extracted.
Preprocessing, enhanced building block recognition and structural signal flow analysis are discussed in Sections 1.2, 1.3 and 1.4, respectively. Section 1.5 introduces the logic function extraction algorithm. Application examples are shown in Section 1.6. Section 1.7 concludes the chapter.
Preprocessing
The netlist can contain parasitic resistors and capacitors which inhibit a correct building block recognition. Therefore parasitic devices are replaced by shortcircuits and open-circuits as appropriate.
In addition, the source and drain assignment of MOSFETs in the netlist does not always match the actual assignment during operation. The actual assignment is required for correct building block recognition. It is determined by traversing the netlist from Vdd-to Vss-nets nets and vice versa.
Building Block Recognition
In the following, an algorithm is presented that recognizes basic building blocks, e.g., simple current mirrors (in analog circuits) and inverters (in digital circuits). This is done by comparing the circuit netlist to a given library of building blocks. A library for analog, digital and mixed-signal circuits is presented after some formal definitions. Next, a dominance relation is presented, which is used to resolve recognition ambiguities. Finally, the recognition algorithm is discussed.
A circuit consists of several devices such as MOSFETs. The set of all devices is D. Each device d ∈ D has several attributes associated with it. We denote these attributes using a pseudo object-oriented notation, e. Devices and building blocks connect to the nets n ∈ N of the circuit using their pins.
Definition 2 (Connectivity function η)
The connectivity function η(x, p) ∈ N , x ∈ (D ∪ B), p ∈ x.p describes the connectivity of a circuit. A device or building block x connects to a net n by pin p iff n = η(x, p).
Analog, Mixed-Signal and Digital Building Block Library
The recognition algorithm is based on the building block library shown in Fig. 1.3 . The unshaded part covers analog building blocks, the gray shaded part covers digital building blocks and the gray striped part covers building blocks used in analog and digital circuits. The figure does not show the complete library of analog building blocks, which can be found in [14] . The library is based on three different generic building blocks. pair A pair consists of two building blocks or devices, e.g., a simple current mirror or a stack. array An array consists of n building blocks or devices connected in parallel, e.g., a diode transistor array. chain A chain consists of pairs y 1 , y 2 to y n , where two pairs
share one child. Figure 1 For a part of the building blocks, all children have the same subtype, i.e., they are either all nmos or all pmos. For these building blocks only the nmos variant is shown in Fig. 1.3 . Examples are simple current mirror and stack. Other building blocks consist of children with nmos and pmos type. Examples are logic gate and pass-gate.
The library is organized into different hierarchy levels. Building blocks from one hierarchy level are built out of building blocks from lower hierarchy levels. The lowest hierarchy level, hierarchy level 0, is formed by the transistors from the netlist. The overall number of hierarchy levels n L depends on the circuit and is automatically determined by the recognition algorithm.
Hierarchy level 1 contains building blocks that group parallel transistors together. For example, a diode transistor array, consists of parallel diode connected transistors.
Hierarchy level 2 contains the analog building blocks simple current mirror (scm), voltage reference II (vrII), differential pair (dp) and level-shifter (ls). Simple current mirror and level-shifter consist of a diode transistor array connected to a normal transistor array. The other building blocks consist of normal transistor arrays only. Stack, pass-gate and cross-coupled pair can be used for analog as well as digital circuits. Logic gate, logic array and stack chain are useful for digital circuits only. The current hierarchy level is used as index for stack, logic gate, logic array and stack chain because they are repeated on higher hierarchy levels. The gate pins of the logic gate can be connected to an inverter or independently controlled.
Hierarchy Level 3 contains a stack chain which is needed for digital circuits only. It is constructed from multiple stack building blocks that overlap at one transistor. The analog part of hierarchy level 4 contains the cascode current mirror, which is formed from a simple current mirror and a level-shifter as well as the wide-swing current mirror, which is formed from a voltage reference II and a stack from level 2. For digital circuits the tristate base block is defined. It consists of a pass-gate and a logic array.
For all even hierarchy levels starting from 4 up to n L digital building blocks are defined recursively. A logic array on hierarchy level k = 4, 6,... can be formed by stack chains from lower hierarchy levels as well as normal transistor arrays. At least one of the stack chains must be from hierarchy level k − 1. The same principle applies to stacks which are formed out of logic arrays and normal transistor arrays. A logic gate combines a logic array, stack chain or normal transistor array with PMOS-subtype and a logic array, stack chain or normal transistor array with NMOS-subtype.
All odd hierarchy levels starting from 5 up to n L − 1 contain a stack chain which is formed from stacks from the hierarchy level before. The analog part of hierarchy level 6 defines the differential stage, consisting of a current mirror and a differential pair. In addition to the recursively defined building blocks, the digital part of hierarchy level 6 contains the tristate control block, which consists of two tristate base blocks. It is needed to handle one type of tristate buffers correctly. The analog part shows a subset from the library presented in [14] . 2 2 at the same time. In the following, we will show how such ambiguities can be resolved by determining a dominating building block, i.e., one building block is kept and one is removed.
Recognition Conflicts and Their Resolution
For pairs used in analog circuits an ambiguity resolution concept was presented by [14] . An enhanced version, capable of handling chains and arrays as well, is described in the following.
For ambiguity resolution two building blocks are considered together with their transitive children. The set of transitive children C (x) of a building block x contains the children x.c of x as well as all elements of their sets of transitive children, i.e.,
is the set of transitive children limited to the i-th child x.c i of x, i.e.,
The ambiguity resolution is based on a dominance graph ( Fig. 1.5 ).
(dp, ) 
Definition 3 (Dominance Graph
where t is a building block type and i refers to one of the set of transitive children defined above.
The edges are pairs of nodes, i.e.,
Definition 4 (Dominance).
A building block x 1 dominates a building block x 2 iff
The first part checks if there is a common transitive child using one of the sets C 1 , C 2 and C . The second part checks if the node in the dominance graph corresponding to x 2 is reachable from the node corresponding to
This definition is based on [14] .
The dominance graph for the building block library for analog, digital and mixedsignal circuits is shown in Fig. 1 .5. The left, non-shaded part handles conflicts between analog building blocks. It is based on the graph presented in [14] . The right, gray shaded part handles conflicts between digital building blocks. It has to consider the recursive nature of the library. Inside each hierarchy level the following holds:
Transistors that are part of a logic array must not be part of a stack. The upper transistor of a stack must not be part of a logic gate. In the example ( Fig. 1.4 ) this prevents recognition of a false logic gate consisting of N 1 and P 3 . A logic gate from a higher hierarchy level will always dominate logic gates from a lower hierarchy level. This means, in case that multiple logic gates are detected only the largest one is kept. This includes transitive relations, e.g., a stack from level 4 will dominate a logic gate from level 2. In case a transistor is part of a pass-gate it must not be part of another building block. This allows to resolve the conflict from the example ( Fig. 1.4 ). Building block nta 5 is a child of la 1 2 and second child of st 2 2 , i.e., C (la
is reachable from (la 2 , ), logic array la 1 2 dominates stack st 2 2 .
Recognition Algorithm
The recognition algorithm for analog, digital and mixed-signal circuits is shown in Fig. 1 .6. It is based on the algorithm presented in [14] . It was enhanced to handle the recursive library, recognize arrays and chains as well as recognize pairs faster.
The algorithm iterates over all hierarchy levels
..n L of the library. In each iteration, pairs, arrays and chains are found by calling functions findPairs, findArrays and findChains, respectively. These functions are discussed below. All building blocks recognized for the current hierarchy level are collected in set B i . Conflicts are resolved in each hierarchy level, leading to an update of the overall set of recognized building blocks B. In contrast to a conflict resolution at the very end as suggested by [14] , this has the benefit that the overall number of building blocks is kept low. Consequently, less components must be considered during subsequent steps. According to Definition 4, it is sufficient to check for each new building block x 1 ∈ B i ,
• if it is dominated by some other building block
The outer loop ends if the following two conditions are met,
• no new building blocks were found in this iteration or all found building blocks were dominated, and, • the current hierarchy level number is even and greater or equal to six.
Finally, building blocks are removed that do not have a function if they are not part of a bigger building block. For example, voltage references II, which are not part of a wide-swing cascode current mirror, are removed. 
Finding Pairs
Function findPairs is shown in Fig. 1.7 . First a set of candidate pairs X ⊆ (B ∪ D) 2 is determined. Below, this will be described in more detail. Next, a rule function r t is evaluated for each of these candidate pairs. In case the function is true for a pair, a new pair is created and added to the set of found pairs, which is returned in the end. The rule function r t is specific for each pair type t. It can contain conditions about type, subtype, required and forbidden connections as well as existence of parents. For example, the rule function r st k (x 1 , x 2 ) for stack type st k on level k contains the following conditions,
The type condition requires one component to be a logic array from hierarchy level k − 2. The other component can either be a normal transistor array or another logic array from any hierarchy level. Both components must have the same subtype.
The required connection condition requires the drain of the first building block to connect to the source of the second building block. The forbidden connection condition forbids a connection between source of the first building block and drain of the second building block. Both components must have no parents. Runtime of findPairs is dependent on the number of candidate pairs X. This number can be kept low by including some of above conditions in the candidate pair computation. The authors of [14] use all pairs of devices and building blocks that are of correct types. The authors of [8] use all pairs that are at least connected by one net. We combine both methods. For the stack at level k candidate set X is computed as follows, Functions X 1 (n) and X 2 (n) return candidates for the first and second component for a specific net n ∈ N , respectively. Pairs are then computed for each net n ∈ N by evaluating X 1 (n) and X 2 (n). The resulting set X only contains pairs where the connection condition and parts of the type condition are fulfilled.
Finding Arrays
The algorithm to find arrays is depicted in Fig. 1.8 . First, the algorithm creates a set X of candidate children by evaluating a rule function r t , which is specific for each array type t. It can consist of conditions about type, subtype, connectivity and existance of parents. The rule function r dta (x) for a diode transistor array contains the following conditions:
It enforces type transistor and a gate drain connection. It forbids a connection between drain and source. The key function k t maps each component in X to a tuple of nets, such that components connected in parallel get the same key. The key function k dta for a diode transistor array is,
This means, for a diode transistor array all transistors are grouped together that connect to the same net at their drain pins and their source pins. If more than a minimum number t.m building blocks are connected in parallel then a new array is created. For the diode transistor array dta.m = 1, i.e., an array is always created. Finally, the set B of new arrays is returned.
Finding Chains
Function findChains is shown in Fig. 1.9 . First, the algorithm computes a set X of candidate children using a rule function r t , which is specific for each chain type t. It can use the conditions described for arrays. All candidate children must be pairs. The rule function r sc k (x) for a stack chain on level k contains the following conditions:
It requires x to be a stack on level k − 1. Next, all tuples y = (y 0 , y 1 ,... y last ) with the following properties are found:
• γ − (y 0 ) = |{x ∈ X|x.c 2 = y 0 .c 1 }| = 1, i.e., more than one or no candidate in X share the second child with y 0 .
• y i .c 2 = y i+1 .c 1 for y i = y last , i.e., the second child of each building block y i is the first child of the next building block y i+1 .
• |{x ∈ X|x.c 1 = y last .c 2 }| = 1, i.e., the chain can not be continued beyond y last .
Finally, a new chain is created for each y and returned in B.
Discussion
The analog building block recognition described in [14] is included in this algorithm. It corresponds to the analog part of the library in Fig. 1.3 and the dominance graph in Fig. 1.5 . The algorithm corresponds to the algorithm of Fig. 1 .6 when all building blocks are pairs. Consequently, the results obtained for the algorithm of [14] can be transfered to the new algorithm.
The authors of [1] suggested to recognize simple current mirrors and levelshifters by recognizing diode connected transistors first. Application of the principle from [1] to the library from [14] resulted in the new hierarchy level 1 shown in Fig. 1.3 . This has the advantage of faster recognition of pairs because less rules must be evaluated.
Structural Signal Flow Analysis
After applying the building block algorithm from the previous section to a circuit, basic building blocks such as pass-gates or simple current mirrors are known. Figure 1 .10 illustrates this for a latch from [19] . It consists of logic gates lg 1 2 to lg 3 2 as well as pass-gates pg 1 2 and pg 2 2 . This information is now used to generate the Enhanced Structural Signal Flow Graph [6] (ESFG) of the circuit, which combines qualitative behavioral and structural information. This graph is then used to assign a direction to each pass-gate, partition the circuit into an analog and digital part and to identify feedback loops. 
Generation
An ESFG [6] is a directed graph. The nodes of the graph are formed by the nets of the circuit. An edge models a qualitative influence from one net to another. An edge from net n i to n j means that a change of a branch current or voltage of n i causes a change of a branch current or voltage of n j . The relation between edges and the recognized building blocks is modeled by some edge attributes. Only top-level building blocks without parents are considered. The ESFG is generated as follows.
• For a logic gate edges from each input to the output are generated.
• A pass-gate generates an undirected edge from drain to source. Directed edges are generated from both gates to drain and source. These edges are called control edges.
• For analog building blocks the generation is described in [6, 7] . For example, for current mirrors one edge from the input to the output is generated.
• For each port of the circuit a port node is generated and connected to the corresponding net.
For the latch example this is illustrated by Fig. 1 
Assignment of Pass-Gate Directions
After the generation step, pass-gates are represented as undirected edges, e.g., edge e 10 in Fig. 1.11 . In reality pass-gates are only used in one direction. The problem is related to the problem of determining the signal flow direction of transistors in switch-level simulation [2] . However, only a small part of the ESFG edges is undirected in our case, which allows to used a different approach which is described in the following.
Assume e is an undirected edge connecting nodes ν and μ. It is replaced by a directed edge from μ to ν, if the following conditions hold simultaneously.
• An output node is reachable from ν without traversing e, and, • no edge representing a logic gate ends at ν.
Simultaneously with the assignment, edges pointing from the control inputs of the pass-gate to μ are removed.
For the undirected edge e 10 , connecting n D and n Q in the example of Fig. 1.11 , output node n Q is reachable from n Q but not from n D without traversing edge e 10 . Consequently the edge points from n D to n Q . The undirected edge e 20 between n 2 and n Q is found to point from n 2 to n Q . The control edges are removed accordingly ( Fig. 1.12) .
In some cases, it is not possible to assign directions to all pass-gates at once. In these cases above conditions are repeatedly evaluated for all pass-gates without assigned direction. In each iteration at least one pass-gate direction is assigned. The algorithm needs n pg iterations at maximum, where n pg is the number of pass-gates.
The computation of the logic functions (see Section 1.5.1) for building blocks can be done before this step. In this case, it can be checked whether the output of a logic gate can be in high impedance state.
Analog / Digital Partitioning
For further processing, the ESFG must be partitioned into an analog and digital part. Therefore a signal type is assigned to each node. This signal type can be either unknown, analog or digital. The signal type for each node is determined based on the edges of the graph and the building blocks they represent. For each building block type a specific set of conditions for the connected nodes exists. For example, input and output of a current mirror must be of type analog. In addition, the user can specify the signal type of inputs and outputs of the circuit. Overall, we get a set of conditions forming a constraint satisfaction problem which is solved by a constraint programming method, e.g., [17] . In some cases, this leads to conflicting requirements for a node, i.e., it must be analog and digital at the same time. This happens in case an analog building block was wrongfully recognized in the digital part or vice versa. Such conflicts are resolved by back-annotating the signal type to the nets of the circuit. Next, the building block recognition is rerun using additional rules for the signal types at the pins of a building block.
For a pure analog or digital circuit this step has no effect. Therefore the ESFG in Fig. 1.12 does not change.
Transformation to Temporal ESFG
In case of sequential circuits such as latches, the ESFG contains feedback loops. In order to compute the logic function of such circuits, a temporal ESFG is introduced, which is an acyclic ESFG and adds a time concept.
Definition 5 (Temporal ESFG).
A temporal ESFG is an acyclic ESFG. It refers to a virtual normalized clock with clock period 1 that is at least twice the real clock frequency, i.e., the real clock can be sampled. Each node gets an additional clock cycle attribute, indicating if the node belongs to the current or a previous clock cycle.
The transformation from the ESFG to the temporal ESFG is described in the following. All loops of the ESFG are computed by finding strongly connected components in the graph. All nodes, where an edge to a node outside the loop starts, are called output nodes of the loop. All nodes, where an edge from a node outside the loop ends, are called input nodes of the loop. The feedback path of a loop is the path from an output node to an input node that does not contain any other output or input node of the loop. Some node n s of this path, which is not an input node of the loop, is then selected as node to represent the state of the loop. This node is split up into two nodesñ s andñ s , which represent the state at the current and previous time step, respectively. All edges going from n s to a node inside the loop are assigned toñ s . All other edges are assigned toñ s . In addition, an output port node corresponding tõ n s and an input port node corresponding toñ s is created. Figure 1 .13 illustrates this for the example. The ESFG (Fig. 1.12 ) contains a loop consisting of n Q , n Q and n b . Node n Q is an input node of the loop and nodes n Q , n Q are output nodes. The feedback path is n Q , n b , n Q . Node n Q is split up into nodeñ Q andñ Q . Input port Q is created. The resulting temporal ESFG is shown in Fig. 1.13. 
Logic Function Extraction
Based on the temporal ESFG the logic function of the circuit can now be computed. This is done in two steps. First, the logic function for all recognized building blocks is computed. Afterwards, the logic function for the complete circuit is determined.
Unless denoted otherwise, a four valued logic [4] with 0, 1, Z (high impedance), U (unknown) is used in the following. All logic functions are represented using ROBDDs [3] .
Computation of Logic Function for Building Blocks
In this step, the logic function of single logic gates is determined. For CMOS circuits this requires in general to evaluate the serial and parallel connections of the pull-up and pull-down network [19] . Algorithmic implementations can be found in, e.g., [4, 5, 9, 11, 20] . Our approach builds on the hierarchical recognition result computed by the algorithm presented in Sec. 1.3. Table 1 .1 lists the logic function associated with each building block from the library for digital circuits. It uses the operators ⊕ and , which are defined as follows.
The operator ⊕ is the "merge" operator from [4] . The result is a defined logic state, i.e., zero or one, if a and b have the same value or one is high impedance. If both are high impedance the result is "Z", otherwise the result state is undefined. The operator considers in addition, that undefined states can be canceled out in case of parallel connections, i.e., the result is a defined logic state in case a or b is 0 or 1 and the other one is undefined.
An NMOS transistor for example shows a logic "0" at the drain pin if the gate is at logic "1" (i.e., vdd) and source is at logic "0". The drain pin is at high impedance state if the transistor is off. This is the case for "0" at the gate or "Z" at the source pin. In all other cases the output is unknown (Table 1.1) . The logic function for a PMOS transistor is found analogously.
The logic function at the drain pin of a stack chain is formed out of the logic functions f 1 to f n of its children. The gate inputs of these children are described by vectors g 1 to g n . The overall logic function is the logic function f n with f n−1 substituted for the source variable. These substitutions are continued until f 1 is reached.
The logic function at the output o of a logic gate are the logic functions of the pand the n-block combined by the ⊕ operator. This includes that the output becomes high-impedance in case no block is on or unknown in case both blocks are on at the same time.
The logic function of a logic array is the logic functions f 1 to f n of the children combined by the operator. The logic function at the output o of a pass-gate is equal to the input i in case the pass-gate is on, otherwise it is "Z". 
This is illustrated by the example shown in Fig. 1 .14. The logic function for the complete gate,
is formed by the logic function f P of the logic array consisting of P 1 and P 2 as well as the logic function f N of the stack chain consisting of N 1 and N 2 . Logic function f P is formed by the logic functions of P 1 and P 2 and logic function f N is formed by the logic functions of N 1 and N 2 , yielding
Logic function f N represents the output of the pull-down network, which is the drain of N 1 . It is vss ("0") in case both inputs are one, if both inputs are zero it is highimpedance. In case one input is high-impedance or unknown f N is unknown. Logic function f P represents the output of the pull-up network at point x 1 in Fig. 1. 14.
This results in the following logic function for the complete gate, 12) which is the logic function of a NAND gate. The unknown case occurs if one of the inputs is in unknown or high-impedance state. Since the NAND gate is no tristate gate, the overall logic function does not include a high-impedance case.
Computation of Overall Logic Function
The overall logic function is computed by assigning logic variables to each node. We use a temporal logic, i.e., the logic variables refer to different time steps. Next, the temporal ESFG is traversed in topological order, i.e., each node in the graph is visited after all nodes it depends on. During this traversal, the logic functions are substituted into each other. In case two building blocks (e.g., pass gates) have outputs o 1 , o 2 on the same node, the logic function for the node is calculated as
It is assumed, that the inputs of the circuit are in a defined logic state, i.e., they are not "U" or "Z". For the example circuit from Fig. 1 .10 and the temporal ESFG from Fig. 1 .13 the assigned logic variables are shown in Fig. 1. 
Logic variables a(t), b(t), D(t), E(t), Q(t)
and Q(t) refer to the current time step. Logic variable Q(t − 1) refers to the previous time step. It holds.
Logic function a(t) can only become "0" or "1" because input E(t) is assumed to be in a defined logic state. No such assumption is made for Q(t − 1). Consequently, 
logic function Q(t) is input D(t) in case E(t) is set otherwise it is the inversion of Q(t − 1). Logic function Q(t) is the inversion of Q(t)
. This corresponds to a latch.
Application Examples
In the following application to digital standard cell libraries and mixed-signal circuits is discussed including experimental results.
Description Generation for Digital Standard Cell Libraries
The approach is used to automatically generate a library description for digital standard cell libraries. The description includes a decomposition into pass-gates and logic gates, the ESFG, the logic function of the standard cell and a table listing possible single input switching events together with the possible values at the other inputs and the resulting output behavior. These events are a necessary input for automatic timing characterization of digital standard cell libraries. The decomposition into logic gates and pass-gates corresponds to a decomposition of multi-stage gates into single-stage gates. This is a required input for the current-source modeling approach of [10] and the aging analysis approach of [12] . In the experiment, the building block recognition with the digital part of the library is used as well as the structural signal flow analysis and the logic function extraction. Additional post-processing is used to generate the table of all possible single input switching events.
We performed this analysis for 4 different standard cell libraries (Table 1. 2). Library 1 is the standard cell library included in the FreePDK presented in [18] . Library 2 is the Nangate open cell library. Library 3 is an industrial standard cell library which was available for three different technology nodes. Library 4 is an industrial standard cell library, too. Table 1 .2 shows that these libraries contained between 30 and 850 cells. In all cases the analysis for the complete library took less than 1 minute. All runtimes were normalized to an Intel R Xeon R 2.33 GHz computer with 4 GB RAM running Ubuntu and using 4 of 8 cores in parallel.
Column four of Table 1 .2 gives the recognition coverage of the presented method. For libraries 1 and 2 all cells were recognized correctly. For libraries 3 and 4, the building block analysis was not able to fully decompose all cells into pass-gates and logic gates. Typically, these cells were not designed according to standard CMOS principles. However, these cells can be included by extending the library accordingly. Overall, more than 95% of all cells were correctly recognized for the industrial libraries.
Structural Analysis of Mixed-Signal Circuits
The new mixed-signal capabilities of the structural analysis were evaluated using a voltage-controlled ring oscillator (Fig. 1.16 ) and a charge-pump ( Fig. 1.18) .
The voltage-controlled ring oscillator generates a digital clock signal. The frequency of the clock signal can be adjusted by the analog control voltage applied at input c. The building block recognition computed 4 NMOS simple current mirrors, 3 PMOS simple current mirrors and 5 logic gates on level 2, i.e., inverter. It is not possible to get the correct recognition result by computing analog and digital building blocks independently: A logic gate on level 4 consisting of N 3 , N 4 , P 3 , P 4 would be found, which would contradict the current mirrors formed by N 1 ,N 4 and P 1 ,P 2 . Fig. 1.17 shows the corresponding ESFG of the voltage-controlled ring oscillator. The partitioning into analog and digital part is symbolized by the node shape. The analog control circuitry as well as the digital feedback loop are clearly visible.
The charge pump shown in Fig. 1 .18 is based on [15] . The output is usually connected to the loop filter of a PLL. Digital inputs D and U control the direction of the output current. The building block recognition computed 2 NMOS simple current mirrors, a PMOS simple current mirror and two logic gates. Transistors N 6 and N 7 as well as P 5 and P 6 would match a differential pair. These differential pairs were dropped because they connect to digital inputs D and U. Transistors N 7 and P 6 would form a logic gate, which was dropped because output o is specified as analog. The corresponding ESFG is shown in Fig. 1.19 . 
Conclusion
This chapter presented a new method for the automatic structural and functional analysis of analog, digital and mixed-signal circuits. Its first step is the recognition of building blocks such as simple current mirrors and logic gates. These results are then used to generate an Enhanced Structural Signal Flow Graph (ESFG). Based on that, true pass-gate directions are computed and feedback paths are broken up. Finally, the logic function is determined for the digital circuit parts. Experimental results show successful application of the algorithm to several digital standard cell libraries with more than 95% of correctly recognized cells. Structural analysis of mixed-signal circuits was demonstrated using a voltage-controlled ring oscillator and a charge pump.
lacking. Designers rely on experience and simulation verifications when designing these circuits. Due to the high-performance and tightening time-to-market requirements, this "experience and trial" method or local optimization is often not good enough.
The reason why existing synthesis methods cannot be extended to mm-wave frequencies is that they all rely on parasitic-aware equivalent circuit models for passive components [2, 3, 4] . Due to the distributed effects, however, an accurate equivalent circuit model is difficult to find at mm-wave frequencies. The solution is to include electromagnetic (EM) simulation based on the actual layout structure in the optimization loop. However, EM simulation is computationally very expensive. When combining it directly with techniques like evolutionary computation (EC) [5] , like at low frequencies, high-quality solutions can be obtained, but the time consumption is extremely large. For example, the synthesis of a transformer typically needs more than 20 hours, and the synthesis of a linear amplifier needs about 10 days. This is not practical for real-world applications.
In this chapter, efficient synthesis method for mm-wave-frequency passive components and linear amplifiers will be introduced. The Memetic Machine Learning-based Differential Evolution (MMLDE) method [6] for the synthesis of integrated passive components will briefly be introduced first. The key idea of MMLDE is the on-line surrogate model-based memetic evolutionary optimization mechanism, whose training data are generated adaptively in the optimization process. By using the Gaussian Process with the expected improvement prescreening method and an artificial neural network with the prediction value in the proposed search mechanism, surrogate models are constructed on-line to predict the performances. Hence, the computationally expensive EM simulations are only used in the necessary part of the design space, which is guided by the prediction and prescreening methods. Compared with directly using EC algorithms, MMLDE can obtain comparable results, and has approximately a tenfold improvement in computational efficiency. The Efficient Machine Learning-based Differential Evolution (EMLDE) method [7] for the synthesis of mm-wave linear amplifiers will then be elaborated next. A decomposition method is used, which separates the design variables that require expensive EM simulations and the variables that only need cheap S-parameter circuit simulations. Hence, a low-dimensional but more complex expensive optimization problem is generated. By the proposed core algorithm integrating adaptive population generation, naive Bayes classification, Gaussian process and differential evolution, the generated low-dimensional expensive optimization problem can be solved efficiently (thanks to the on-line surrogate model), and global search can be achieved (thanks to the evolutionary computation algorithm). A 100GHz three-stage differential amplifier in a 90nm CMOS technology is shown as an example. The power gain reaches 10dB with more than 20GHz bandwidth. The synthesis costs only 25 hours, having a comparable result and a 9 times speed enhancement compared with directly using the EM simulator in combination with a global optimization algorithm.
The remainder of this chapter is organized as follows. Section 2.2 reviews the existing works for RF IC synthesis, and motivates the construction of the EMLDE algorithm. Section 2.3 introduces the basic mathematical and computational intelligence techniques used in this chapter. Section 2.4 briefly introduces the MMLDE method as a first step for EMLDE. Section 2.5 elaborates the EMLDE method. The experimental verifications are in Section 2.6. Section 2.7 concludes the chapter.
Review of Related Works and Challenges

RF Integrated Circuit Synthesis
Existing RF IC design automation methods focus on low-GHz synthesis [2] [3] [4] [8] [9] [10] [11] [12] [13] [14] by employing lumped equivalent circuit models for passive components (e.g. transformer, inductor). The framework of most of these methods is shown in Figure 2 .1. Compared with the low-frequency analog circuit sizing flow, a key part is the generation of the parasitic-aware model of the passive components. In RF IC designs at low-GHz frequencies, a simple lumped model is often extracted to mimic the behavior of the key passive components (transformer, inductor). Regression methods are then used to fit the (calibrated) EM simulation results (S-parameters) to the parasitic-included equivalent circuit models. The generated passive component models are accurate at low-GHz frequencies and computationally efficient.
To make the parasitic-aware model reliable in providing the correct performances for different design parameters, a strictly enforced layout template is often necessary. [10, 11] use the parasitic corner, rather than a strict layout template, to improve the flexibility of the generated layout for circuits below 10GHz, yielding good results. In the development of the optimization kernel, evolutionary algorithms (EAs) are introduced in RF IC synthesis to achieve global search, getting very good results. [14] uses Particle Swarm Optimization (PSO) and [13] introduces the non-dominated genetic algorithm (NSGA) to RF IC synthesis in order to achieve multi-objective optimization. Parasitic-aware lumped equivalent circuit models for passive components that accurately match the EM simulation results are difficult to find at frequencies between say 40GHz and above 100GHz due to the distributed effects at these mmwave frequencies [6] . Hence, when employing lumped equivalent circuit models, available RF integrated circuit design automation methods are limited to low-GHz instances. Because the speed enhancement method for RF IC synthesis (using lumped models) cannot be extended to mm-wave integrated circuit synthesis, and because directly including the EM simulations in each performance evaluation is too CPU time intensive, no good efficient method for mm-wave integrated circuit synthesis exists today. The only way left to mm-wave circuit designers is the "experience and simulation verification" method, which is at odds with today's highperformance and tightening time-to-market requirements.
To summarize, the goal of this chapter is to fill the blank of efficient automated design of mm-wave-frequency integrated passive components and integrated circuits (linear amplifiers as an instance), achieving good accuracy while knowing an acceptable CPU time.
Basic Computational Intelligence Techniques
The methods presented in this chapter are based on computational intelligence techniques, i.e. evolutionary computation and machine learning techniques in specific. In the following, we will introduce three basic techniques: the Differential Evolution (DE) algorithm, the Gaussian Process (GP) machine learning and the Naive Bayes Classifier (NBC), which are the fundamentals for the presented algorithms MMLDE and EMLDE.
Differential Evolution
The DE algorithm [15] is selected as the search engine in MMLDE and EMLDE. The DE algorithm outperforms many other evolutionary computation (EC) algorithms in terms of solution quality and convergence speed. DE uses a simple differential operator to create new candidate solutions and a one-to-one competition scheme to greedily select new candidates.
The i-th candidate solution in the d-dimensional search space at generation t can be represented as At each generation t, the mutation and crossover operators are applied to the candidate solutions, and a new population arises. Then, selection takes place, and the corresponding candidate solutions from both populations compete to comprise the next generation. The operators are now explained in detail. For each target candidate solution, according to the mutation operator, a mutant vector is built: 
